Dedicated service processor with inter-channel communication features
US5129078A · kind A · utility
Inventors
Key dates
| Filing date | Aug 19, 1988 |
| Grant date | Jul 7, 1992 |
| Priority date | — |
| Expiry date | Aug 19, 2008 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/124
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A system comprises a service processor and a plurality of operating units dependent on the service processor. The service processor responds to service requests from the operating units and services the operating units one at a time. A scheduler is responsible for assigning priority to the operating units and determining the order in which the service requests are handled. A register contains a value indicative of the operating unit currently being serviced and is under control of the scheduler. According to one aspect of the present invention the register is also under control of the service processor itself. Another register, under control of the service processor, is coupled to the scheduler to generate service requests thereto independent of the operating units. A memory addressable by the service processor stores data. The service processor is capable of generating addresses for the memory derived from the contents of the register indicative of the operating unit currently being serviced.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.