System bus preempt for 80386 when running in an 80386/82385 microcomputer system with arbitration
US5129090A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | May 26, 1988 |
| Grant date | Jul 7, 1992 |
| Priority date | — |
| Expiry date | May 26, 2008 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/362
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A multi-bus microcomputer system includes a cache subsystem and an arbitration supervisor. A CPU is provided with a PREEMPT signal source which generates a preempt signal in CPU cycles extending beyond a specified duration. The preempt signal is effective at any device having access to the bus to initiate an orderly termination of the bus usage. When that device signals its termination of bus usage, the arbitration supervisor changes the state of an ARB/GRANT conductor, which had been in the grant phase, to the arbitration phase. During the arbitration phase each of the devices (other than the CPU) cooperates in an arbitration mechanism for bus usage during the next grant phase. On the other hand, the CPU, having asserted preempt, responds to a signal indicating initiation of the arbitration phase by immediately accessing the system bus.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.