Realtime systolic, multiple-instruction, single-data parallel computer system
US5136717A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Nov 23, 1988 |
| Grant date | Aug 4, 1992 |
| Priority date | — |
| Expiry date | Nov 23, 2008 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F15/8015
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A computer system especially for solution of real time inference problems is disclosed. The system includes a systolic cellular processor which provides predictable and responsive real time operation and fine grain programmability. The system comprises a plurality of separate processor cells each having its own local memory, the cells running simultaneously and operative to execute their respective program instructions. A global memory is coupled via a global bus to the processor cells and provides data to the cells and stores data from the cells. The bus provides effectively simultaneous access of all cells to the global memory. A further feature of the system is a novel parallel programming language using English syntax and which provides synchronous and predictable binding of code to each cell. A graphic work station is provided as a user interface to provide visual access to each cell or to cell groups for ease of control. The system can also function to emulate large scale integrated circuit processors by reason of the fine grain programmed operation of the system.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.