Arrangements for variable-length encoding and decoding of digital signals
US5138315A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jan 28, 1991 |
| Grant date | Aug 11, 1992 |
| Priority date | — |
| Expiry date | Jan 28, 2011 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04N19/50
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
Arrangement for variable-length encoding of digital signals, divided into N parallel paths, comprising a routing circuit which, after classification of the encoded signals in accordance with their lengths and classification of the buffer memories in accordance with their filling states, apply those signals to the buffer memories which are less filled as said signals are longer, said routing circuit being arranged between a variable-length encoding circuit and rate control circuit. The corresponding decoding arrangement, which receives said encoded signals in regrouped data blocks accompanied by a respective path indicator for said blocks, comprises, at the output of an inverse quantization circuit, a circuit for routing said blocks as a function of the associated path indicator.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.