Parity checking apparatus with bus for connecting parity devices and non-parity devices
US5155735A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Mar 31, 1988 |
| Grant date | Oct 13, 1992 |
| Priority date | — |
| Expiry date | Mar 31, 2008 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/00
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Apparatus and methods for performing parity checking in an environment in which devices which perform parity checking and those which do not are connected to the same synchronous bus. The bus includes a parity enable line, which carries a parity enable signal indicating that the device transmitting data on the bus is a parity device which provides the parity of the data it transmits, a parity line, which carries the parity of the data being transmitted, and a parity error line which carries a parity error signal indicating whether the receiving device detected a parity error. The data is transmitted in a first bus cycle, the parity enable signal and the parity are transmitted in the following bus cycle, and the receiving device transmits the parity error signal in the next bus cycle after that. The bus interface for each parity device includes a parity generator and logic which generates the parity and parity enable signals and receives the parity error signal when the parity device is transmitting and which receives the parity and parity enable signals and generates the parity error signal when the device is receiving. The apparatus is used with system diagnostic apparatus which r…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.