Partitioning the processors of a massively parallel single array processor into sub-arrays selectively controlled by host computers
US5175865A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jul 1, 1991 |
| Grant date | Dec 29, 1992 |
| Priority date | — |
| Expiry date | Jul 1, 2011 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F15/17343
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A parallel computer comprised of a plurality of identical processors, each processor having control and data inputs and outputs for communication with the host computers and separate interprocessor inputs and outputs for communication between the processors. The processors are permanently interconnected through interprocessor communications routers into a first, single n-cube array for purposes of interprocessor communication. The data and control inputs and outputs of the processors are separately connected in parallel to the host computers through a resource allocation means to divide the first, single n-cube array of processors into a multiplicity of smaller second arrays controlled by selected ones of the host computers. All processors of the parallel computer are and remain interconnected into a single boolean n-cube array for interprocessor communication, regardless of the number or identities of the second arrays connected together to a host computer, and each group of one or more second arrays connected to a host computer appear to the host computer as a single array of processors.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.