Time-multiplexed switched capacitor circuit having reduced capacitance
US5182521A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Oct 23, 1991 |
| Grant date | Jan 26, 1993 |
| Priority date | — |
| Expiry date | Oct 23, 2011 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06G7/1865
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A time-multiplexed switched capacitor circuit in which certain capacitors are shared during local time periods of a global time period to allow the total capacitance of the circuit to be reduced. Corresponding savings in chip area in an integrated circuit implementation and component savings in a discrete implementation may be achieved. The invention is particularly applicable to a multiplexed circuit comprising an array of capacitors including first and second common capacitors and first and second pluralities of capacitors. The capacitors may be switched into and out of the multiplexed circuit during different local time periods. The first common capacitor may be switched into the circuit when any one of the first plurality of capacitors is involved in the operation of the multiplexed circuit thus reducing the size of that one capacitor of the first plurality of capacitors. In a similar fashion, the first and second common capacitors may be switched into the circuit when any one of the second plurality of capacitors is involved in the operation of the multiplexed circuit.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.