Direct memory access controller with adaptive pipelining and bus control features
US5182800A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Nov 16, 1990 |
| Grant date | Jan 26, 1993 |
| Priority date | — |
| Expiry date | Nov 16, 2010 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/28
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An improved multi-channel direct memory access (DMA) controller for data processing systems provides adaptive pipelining and time overlapping of operations performed relative to communication channels. Registers and resources used to pipeline communication data and control signals relative to plural channels are adaptively shared relative to a single channel when command chaining is required relative to that channel. In command chaining a plural word command, termed a Device Control Block (DCB), is fetched from an external system memory via a bus having severe time constraints relative to potential real time requirements of the channels. Pipelining and time overlapping of channel operations, relative to plural channels, increases the effective rate of transfer at the bus interface to the system memory, and thereby allows for the controller to be used for applications in which throughput requirements and bus access constraints could otherwise conflict.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.