Cached random access memory device and system
US5184320A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Feb 21, 1990 |
| Grant date | Feb 2, 1993 |
| Priority date | — |
| Expiry date | Feb 21, 2010 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/0893
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A device for reducing access time to RAM arrays, especially DRAMs, by including fast access cache rows, e.g., four rows, to store data from accessed rows of the array, where data can then be accessed without precharging, row decoding sensing, and other cycling usually required to access the DRAM. Address registers, comparators, and MRU/LRU register and other cache control logic may be included in the device. The device allows parallel transfer of data between the RAM array and the cache rows. The device may be constructed on a single chip. A system is disclosed which makes use of the cache RAM features in a data processing system to take advantage of the attributes of a cache RAM memory.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.