Gate efficient digital glitch filter for multiple input applications
US5185537A · kind A · utility
8Cited by
5References
10Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jan 30, 1992 |
| Grant date | Feb 9, 1993 |
| Priority date | — |
| Expiry date | Jan 30, 2012 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K5/1252
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A digital glitch filter includes first and second NOR gates coupled with feedback to form a first sampling stage, third and fourth NOR gates coupled to the output of the first and second NOR gate, respectively, and fifth and sixth NOR gates coupled with feedback to form a second sampling stage and coupled to the output of the third and fourth NOR gate, respectively, as well as three AND gates. A clock pulse generator is used to generate the pulse signals required by the glitch filter. For multiple-signal applications, the glitch filter requires relatively few gates.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.