Graphics processor, a graphics computer system, and a process of masking selected bits
US5185859A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Aug 15, 1991 |
| Grant date | Feb 9, 1993 |
| Priority date | — |
| Expiry date | Aug 15, 2011 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06T1/20
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A graphics processor device performs bit-by-bit masking outside of the central processing unit, by way of a read-modify-write cycle to external or internal memory. A mask bus is incorporated into the device so that, for each bit of the external data word, a mask bit is present which indicates whether data from the central processing unit (CPU) is to be written to memory (unmasked) or if that bit of memory contents is to remain unaltered (masked). The CPU data is written into a latch at the memory interface during such time as the latch is isolated from the external memory bus and during the read portion of the read-modify-write cycle. For those bits which are to be masked, the latch is overwritten with the data read from memory, while for the unmasked bits the latch remains isolated from the external memory bus. During the write portion of the read-modify-write cycle, the contents of the latch are driven onto the external memory bus. The bit-by-bit masking may also be done for data in internal memory, by multiplexing the CPU data and the internal memory data onto the CPU data bus.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.