Microcomputer having easily testable interrupt controller
US5193195A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Sep 21, 1990 |
| Grant date | Mar 9, 1993 |
| Priority date | — |
| Expiry date | Sep 21, 2010 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F15/7832
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A microcomputer includes a plurality of external terminals, an internal bus, a central processing unit coupled to the internal bus, an input/output interface connected to the external terminals and the internal bus for controlling data transfer between the microcomputer and an external device under control of the central processing unit, an interrupt request source connected to the internal bus, and an interrupt controller coupled to the internal bus and receiving an interrupt request signal from the interrupt request source so as to generate an interrupt processing request signal to the central processing unit. The interrupt controller includes a switch circuit connected to receive a vector code output enable signal and an interrupt enable signal from the central processing unit and corresponding signals from the internal bus. The switch circuit is controlled by a test mode signal supplied through one of the external terminals, so as to output the vector code output enable signal and the interrupt enable signal when the test mode signal is inactive and to output the corresponding signals from the natural bus as the vector code output enable signal and the interrupt enable signal w…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.