Frequency measurement receiver with bandwidth improvement through synchronized phase shifted sampling
US5198748A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Oct 28, 1991 |
| Grant date | Mar 30, 1993 |
| Priority date | — |
| Expiry date | Oct 28, 2011 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG01R23/00
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
A technique covered by patent applicaton S.N. 07/672,309 divides power of an input signal to two A/D converters. A processor receives the outputs of the two A/D converters. The input signal is subjected to a known delay .tau. for one of the converters, and both original and delayed signals are sampled simultaneously. Both sampled signals are Fourier transformed and the phase and amplitudes calculated, using the expressions: EQU .phi.(f)=tan.sup.-1 [I(f)/R(f)] EQU A(f)=[R.sup.2 (f)+I.sup.2 (f)].sup.1/2 where R(f) and I(f) are respectively the real and imaginary parts of the frequency transform. The phase difference between the original and delayed signals is calculated and an approximation to the true frequency for each peak observed in the amplitude spectrum is estimated using the expression EQU .phi.=2.pi.f.tau. where .tau. is the delay. Herein the input signal is down-converted into two parallel paths with frequencies which differ by f.sub.s /4 where f.sub.s is the sampling rate. The alias boundaries are at multiples of f.sub.s /2. The output signals are divided again into two paths to form the delayed and undelayed paths. The digitized data will be processed as in the phase shif…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.