Dynamic process for the generation of biased pseudo-random test patterns for the functional verification of hardware designs
US5202889A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Nov 13, 1990 |
| Grant date | Apr 13, 1993 |
| Priority date | — |
| Expiry date | Nov 13, 2010 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG01R31/318385
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
In the dynamic process for the generation of biased pseudo-random test patterns for the functional verification of integrated circuit designs, the verification is performed in a sequence of steps, with each test pattern providing all data required to test a circuit design during at least one of said steps. Generation of each step is performed in two stages, where in a first stage all facilities and parameters required for the execution of the respective step are defined and assigned the proper values, and where in a second stage the execution of the particular step is performed. This process is continued until a test pattern with the number of steps requested by the user is generated, so that finally the test pattern comprises three parts: The initialized facilities define the initial machine state and execution parts of the test pattern, and the values of the facilities which have been changed during the execution of the steps, form the results part of the test pattern.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.