Method for optimizing instruction scheduling for a processor having multiple functional resources
US5202975A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jun 10, 1992 |
| Grant date | Apr 13, 1993 |
| Priority date | — |
| Expiry date | Jun 10, 2012 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/12
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method for scheduling instructions for a processor having multiple functional resources wherein the reordering of the instructions is accomplished in response to a simulation of the run-time environment of the target machine. The simulation of the run-time environment of the target machine is performed at compile time after the machine instructions have been generated by a compiler, or after instruction generation by an assembler. The present invention rearranges the machine instructions for a basic block of instructions into an order that will result in the fastest execution based upon the results of the simulation of the interaction of the multiple functional resources in the target machine.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.