Computer architecture for conserving power by using shared resources and method for suspending processor execution in pipeline
US5203003A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Mar 28, 1991 |
| Grant date | Apr 13, 1993 |
| Priority date | — |
| Expiry date | Mar 28, 2011 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/3869
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A computer architecture and method capable of retaining data after a system clock has been halted to conserve power. The computer comprises first processing circuitry, the first circuitry comprising dynamic components. The dynamic components include such devices as intermediate pipeline registers, arithmetic logic units, address generators, and instruction decode and control circuitry. The computer further comprises second processing circuitry, the second circuitry comprising static components. In a preferred embodiment, the static components comprise instruction registers, stop controls, general purpose registers, status registers, and random access memory. The use of dynamic components in the architecture of a preferred embodiment maximizes cost and size considerations, while the static components allows instruction execution and the system clock to be halted. The combination of dynamic and static components preserves information which enables the system to resume execution after the system clock has been stopped without data loss. This architecture reduces power consumption compared to a system implemented entirely in dynamic logic, while minimizing cost and area. Methods are al…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.