Circuit configuration for digital bit-serial signal processing
US5204831A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Dec 11, 1991 |
| Grant date | Apr 20, 1993 |
| Priority date | — |
| Expiry date | Dec 11, 2011 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F7/49994
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A circuit configuration for digital bit-serial signal processing includes n input shift registers each being written in parallel or serially with an input data word and then read out by shifting to the right. Sign repetition devices are each assigned to a respective one of the input shift registers for continuously generating and shifting an algebraic sign of the input data word onward in the shift to the right. A serial arithmetic unit is connected downstream of the input shift registers for serially outputting output data words. m output shift registers connected downstream of the serial arithmetic unit are written in serially with the output data words and read out in parallel and/or serially. A control unit is connected to the serial arithmetic unit. Once all of the output data words have been fully written in the respective output shift registers, the control unit ends a readout of the input shift registers and the writing in of the output shift registers, for bringing the arithmetic unit to a defined initial state, and for enabling the input shift registers for writing in new input data words.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.