High-speed programmable state counter
US5206547A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jan 6, 1992 |
| Grant date | Apr 27, 1993 |
| Priority date | — |
| Expiry date | Jan 6, 2012 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K23/66
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A programmable state counter generates an output signal when a predetermined count sequence matches a programmed input data pattern. A synchronous maximal length shift counter generates 2.sup.N -1 unique output states as a predetermined count sequence. A string of first flipflops receive the programmed input data pattern at first data input and the predetermined count sequence at second data inputs. The first and second data inputs of first flipflops are combined as a logical exclusive-NOR operation. A second flipflop has a first data input wired-OR'ed to inverted outputs of a first portion of the first flipflops, and a second data input wired-OR'ed to the inverted outputs of a second portion of the first flipflops. The first and second data inputs of the second flipflop are combined as a logical OR operation for providing the output signal of the programmable state counter.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.