Wormhole communications arrangement for massively parallel processor
US5212773A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Feb 22, 1991 |
| Grant date | May 18, 1993 |
| Priority date | — |
| Expiry date | Feb 22, 2011 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F15/803
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A parallel processor array is disclosed comprising an array of processor/memories and devices for interconnecting these processor/memories in an n-dimensional pattern having at least 2.sup.n nodes through which data may be routed from any processor/memory in the array to any other processor/memory. Each processor/memory comprises a read/write memory and a processor for producing an output depending at least in part on data read from the read/write memory and on instruction information. The interconnecting device comprises devices for generating an addressed message packet that is routed from one processor/memory to another in accordance with address information in the message packet and a synchronized routing circuit at each node in the n-dimensional pattern for routing message packets in accordance with the address information in the packets. Preferably the address information in the message packet is relative to the node in which the message packet is being sent and each digit of the address represents the relative displacement of the message packet in one dimension from the node to which the message packet is being sent. Advantageously, the n-dimensional pattern is a Boolean cub…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.