Alternate processor continuation of task of failed processor
US5214652A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Mar 26, 1991 |
| Grant date | May 25, 1993 |
| Priority date | — |
| Expiry date | Mar 26, 2011 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/2043
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Completes on a another CPU the execution of a program, or program task, terminated by a processor error on a first CPU without re-executing any successfully-completed instructions and without any abnormal ending being provided to the program. The continued program need not have any built-in recovery or correction code. Predetermined register contents in the failed processor are stored in predetermined storage locations by the the failing processor or by a service processor (SP) when the failing processor has not been able to store this information. The predetermined contents saved from the failed processor are defined by the system architecture for saving an interruption of a program to enable the continuation of execution of the program after restoring the contents of PSWs, CRs, FPRs, GPRs, ARs, etc. if using the ESA/370 architecture. When a failed processor is detected, the SP issues an external interruption to other processors in the system that are operable for continuing the execution of the failed processor task after the required information is stored. Special indicators are stored in predetermined places in the system and/or microcode memory that is accessible to the SP and…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.