Circuit forming output pulse a selected delay after initiating pulse
US5218237A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jan 2, 1992 |
| Grant date | Jun 8, 1993 |
| Priority date | — |
| Expiry date | Jan 2, 2012 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K2005/00293
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A circuit forms a narrow output pulse by charging a first and a second node during the relatively long interval between output pulses. When an initiating pulse is received, both nodes are discharged rapidly. An inverting amplifier which forms the circuit output has its input connected to the second node, and it produces the output pulse as the complement of the voltage level at this node. Time delay elements establish the width of the output pulse. Just before the time for the fall of the output pulse, the first and second nodes are isolated and the second node is then charged to a voltage to turn off the inverting amplifier and drop the output pulse. The initiating pulse is applied to the discharging circuit through a selected one of two paths that have different delays. The circuit is useful in the support circuits for an FET memory of the type that requires a narrow pulse, Row Address Interlock, following an initiating pulse Row Address Set by a short delay in normal memory operations and by a longer delay in memory refresh operation.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.