Arrangement for reducing computer power consumption by turning off the microprocessor when inactive
US5239652A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Feb 4, 1991 |
| Grant date | Aug 24, 1993 |
| Priority date | — |
| Expiry date | Feb 4, 2011 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F1/3228
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A power consumption reduction method and apparatus for a computer is described. The operating system running on the CPU of the computer determines when the CPU is not actively processing and generates a power-off signal to a control logic circuit. The control logic circuit then disconnects the CPU from the power supply. Pulses sent by a periodic timer or interrupts from input/output units are applied to the control logic circuit to at least periodically issue a power-on signal to the CPU. Power is supplied to the CPU for a given time period at every power-on signal. During this period, the CPU executes miscellaneous housekeeping chores including the polling of disk drives and determines when the CPU should resume normal processing. The control logic circuit also determines, at every power-on signal, whether the CPU is already on or being turned off. The control logic circuit will not issue a reset signal to enable the reset of the CPU if it is already on. If, however, the CPU has been turned off by the operating system, the control logic circuit will reset the CPU at every periodic power-on signal until CPU resumes its normal operation.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.