Cache coherency method and apparatus for a multiple path interconnection network
US5249283A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Dec 24, 1990 |
| Grant date | Sep 28, 1993 |
| Priority date | — |
| Expiry date | Dec 24, 2010 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/0831
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method and apparatus for providing coherency for cache data in a multiple processor system with the processors distributed among multiple independent data paths. The apparatus includes a set of cache monitors, sometimes called snoopers, associated with each cache memory. There are the same number of monitors as there are independent data paths. Thus, each cache stores cache tags that correspond to its currently encached data into each of the monitors of the set associated therewith. Thus, each cache has an monitor associated therewith which monitors each of the multiple paths for an operation at an address that corresponds to data stored in its cache. If such an access is detected by one of the set of monitors, the monitor notifies its cache so that appropriate action will be taken to ensure cache data coherency.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.