Adjustable write equalization for tape drives
US5255130A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Mar 29, 1991 |
| Grant date | Oct 19, 1993 |
| Priority date | — |
| Expiry date | Mar 29, 2011 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11B27/36
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
A write equalization circuit that includes a data encoder for producing a binary data signal wherein a 1 is represented by a transition at the start of a bit interval and a 0 is represented by no transition at the start of a bit interval, an equalization timing generator for generating a start signal indicative of the initial edges of equalization pulses for predetermined 0's in the binary data signal, and a multiple stage delay delay circuit having logic gates implemented in an integrated circuit and responsive to the start signal and a control word for providing equalization pulses of a substantially constant width, wherein the number of stages employed for delay is determined by the control word. Logic circuitry implemented in the same integrated circuit as the multiple stage delay circuit detects changes in the propagation delay characteristics of the logic gates of the multiple stage delay circuit, and a processor responsive to the logic circuitry adjusts the control word so as to maintain the width of the equalization pulses substantially constant. Also disclosed is a method for adjusting write equalization pulses in a tape drive to achieve a desired suppression in the read s…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.