Memory address translation system having modifiable and non-modifiable translation mechanisms
US5255384A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Sep 26, 1991 |
| Grant date | Oct 19, 1993 |
| Priority date | — |
| Expiry date | Sep 26, 2011 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/1054
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A Cache-Memory Management System provides high speed virtual to real address translation. Address translation logic, comprised of mutually exclusive modifiable and nonmodifiable translation logic, selectively provides real address output responsive to the externally supplied virtual address from the processor. The modifiable translation logic includes modifiable read-write memory, while the non-modifiable translation logic includes fixed combinational logic for providing predefined translations of predetermined virtual addresses to real addresses. A controller selectively accesses main memory on cache memory misses to load translation information and other data from main memory to the cache memory. In a preferred embodiment, the address translation logic provides an associated system tag defining access priorities and access modes with each address translation.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.