Excessive error correction control
US5274646A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Apr 17, 1991 |
| Grant date | Dec 28, 1993 |
| Priority date | — |
| Expiry date | Apr 17, 2011 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/167
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method of automatically invoking a recoverable and fault tolerant implementation of the complemented/recomplemented (C/R) error correction method without the assistance of a service processor when an excessive error is detected in main storage (MS) by ECC logic circuits. An excessive error is not correctable by the ECC. These novel changes to the C/R method increase its effectiveness and protect the C/R hardware against random failure. Further, if an excessive error is corrected in a page in MS, an excessive error reporting process is provided for controlling the reporting using a storage map to determine if a previous correction in that page has been reported. If it has been reported, then no further reporting of soft excessive errors is made for that page. A service processor is signaled in parallel to update its persistent copy of the storage map so that on a next initializations of MS the memory map can be restored in the memory. The memory map is used to assist the repair of failing parts of MS, and is reset after MS is repaired.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.