Dynamic-type semiconductor memory device having staggered activation of column groups
US5276649A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Aug 12, 1991 |
| Grant date | Jan 4, 1994 |
| Priority date | — |
| Expiry date | Aug 12, 2011 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C7/22
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A semiconductor memory device includes a memory cell array block (1; MB1 to MB16) having a first column group (area I) and a second column group (area II). The device also includes sense amplifiers (10-1, 10-2, 10-3 . . . ) provided for each column to detect and amplify a read-out voltage on associated columns. The device further includes a control circuit (20) for activating the sense amplifiers for the first column group and the sense amplifiers for the second column group at different timings to reduce peak current in sensing operation. The control circuit operates in response to a column designating signal to activate first the sense amplifiers for the column group including a column connecting thereto a selected memory cell. The column designating signal includes an externally applied column address bit. The column address bit is supplied to the device simultaneous with row address bits in an address multiplexing memory device. The first column group (BL0, BL0, BL2, BL2) includes a plurality of bit line pairs having at least one twisted portions. The second column group (BL1, BL1) includes a plurality of bit line pairs having no or one or more twisted portion. Bit line pairs o…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.