Computer system having a selectable cache subsystem
US5276832A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jun 19, 1990 |
| Grant date | Jan 4, 1994 |
| Priority date | — |
| Expiry date | Jun 19, 2010 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2212/601
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A cache subsystem for a computer system which includes a cache memory and a cache control means. When the processor subsystem of the computer system requests data, information related to the location of the data within the memory subsystem of the computer is input to the cache subsystem. The control means receives an address bus bit field and transmits control signals which vary depending on the received address bus bit field to the cache memory to look for the requested data. The address bus bit field is configured based upon the dimensions of the cache memory and includes information as to where the data would be stored within the cache memory. As different cache memories are of different dimensions, means for modifying the address bus bit field generated by the cache control means based on the dimensions of the cache memory are provided so that the cache subsystem may be readily configured to operate with different sized cache memories.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.