Physical address to logical address translator for memory management units
US5278961A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Feb 22, 1990 |
| Grant date | Jan 11, 1994 |
| Priority date | — |
| Expiry date | Feb 22, 2010 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/3466
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Methods and apparatus for translating a physical address to a logical address for use with a processor which includes an on-chip memory management unit. The apparatus includes an address capture circuit which is responsive to information on the processor bus during table searches by the memory management unit for determining logical addresses. A table address is subtracted from a table access address to provide a portion of the logical address during each level of the table search. The logical address portions are combined to provide the complete logical address. The logical address is stored in a map RAM and is accessed when the physical address is requested by the memory management unit. The logical address and corresponding data and status fields are simultaneously provided to an analyzer unit. The apparatus utilizes a pipeline structure for high speed operation.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.