Reed-Solomon code system employing k-bit serial techniques for encoding and burst error trapping
US5280488A · kind A · utility
Inventors
Key dates
| Filing date | Nov 8, 1990 |
| Grant date | Jan 18, 1994 |
| Priority date | — |
| Expiry date | Nov 8, 2010 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03M13/17
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
Apparatus and methods are disclosed for providing an improved system for encoding and decoding of Reed-Solomon and related codes. The system employs a k-bit-serial shift register for encoding and residue generation. For decoding, a residue is generated as data is read. Single-burst errors are corrected in real time by a k-bit-serial burst trapping decoder that operates on this residue. Error cases greater than a single burst are corrected with a non-real-time firmware decoder, which retrieves the residue and converts it to a remainder, then converts the remainder to syndromes, and then attempts to compute error locations and values from the syndromes. In the preferred embodiment, a new low-order first, k-bit-serial, finite field constant multiplier is employed within the burst trapping circuit. Also, code symbol sizes are supported that need not equal the information byte size. The implementor of the methods disclosed may choose time-efficient or space-efficient firmware for multiple-burst correction.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.