Global interconnect architecture for optical computer
US5297068A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Feb 27, 1992 |
| Grant date | Mar 22, 1994 |
| Priority date | — |
| Expiry date | Feb 27, 2012 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01S5/183
- WIPO fieldOptics
- WIPO sectorInstruments
Abstract
An architecture for an optical computing apparatus which utilizes global free space smart optical interconnects and is based on a digital logic family derived from augmenting semiconductor technology with optical logic. The apparatus comprises input means, control means, and detector means, where the detector means includes means for detecting an optical input signal, electronically amplifying and selectively negating the detected signal, and providing an optical output signal. The architecture is capable of providing outputs which are Boolean logical AND/OR operations on designated combinations of binary input bits, and in another embodiment is capable of forming the combinatorial functionals and summations into which an arbitrary user instruction may be decomposed by means of Shannon's theorem and DeMorgan's laws.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.