Epitaxial tub bias structure for integrated circuits
US5300805A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jun 29, 1993 |
| Grant date | Apr 5, 1994 |
| Priority date | — |
| Expiry date | Jun 29, 2013 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D89/60
Abstract
A bias structure for an integrated circuit including first and second transistors having emitter terminals coupled respectively to the supply and to a terminal of a resistor whose potential, under certain operating conditions of the circuit, exceeds the supply voltage; base terminals connected to each other and to a current source; and collector terminals connected electrically (12) to an epitaxial tub housing the resistor. A resistor is preferably provided between the two collectors, so that, when the potential of the terminal of the resistor exceeds the supply voltage, the second transistor saturates and maintains the epitaxial tub of the resistor at a potential close to that of the resistor terminal, thus preventing the parasitic diode formed between the resistor and the epitaxial tub from being switched on.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.