Divider synchronization circuit for phase-locked loop frequency synthesizer
US5304951A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jan 31, 1992 |
| Grant date | Apr 19, 1994 |
| Priority date | — |
| Expiry date | Jan 31, 2012 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03L2207/18
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A divider synchronization circuit (11) that provides faster settling to a new frequency in a phase-locked loop frequency synthesizer (10) that uses a programmable divider (16) and a phase detector (17). The circuit (11) is adapted to stop the divider (16) while its program is being changed, and then restart the divider (16) on command. The startup time of the divider (16) is automatically adjusted such that the divider output is in phase with a reference input to a phase detector (17). The outputs of the phase detector (17) are also blanked during the time period that the divider (16) is stopped. The circuit (11) reduces the time required for the phase locked-loop frequency synthesizer (10) to settle to its new frequency and phase when the frequency is changed. The timing of the divider startup eliminates the large phase transient that may occur when the divider startup timing is random, thus shortening the time that must be allowed for the synthesizer output to settle to its final phase. This circuit (11) is of particular value in a fast settling synthesizer design in which a VCO is pretuned to a close approximation to the new output frequency and then the loop is closed to drive …
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.