Very low voltage inter-chip CMOS logic signaling for large numbers of high-speed output lines each associated with large capacitive loads
US5311083A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jan 25, 1993 |
| Grant date | May 10, 1994 |
| Priority date | — |
| Expiry date | Jan 25, 2013 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K19/018592
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A CMOS integrated circuit (IC) device embodiment of the present invention comprises an internal logic circuit operating with traditional 3.3 volt or five volt internal logic levels, an output buffer to convert the internal logic levels to external logic levels of 0.3 volts and an input buffer to convert the 0.3 volt external logic levels to the internal logic levels. In a CMOS IC device having numerous external output loads including relatively high capacitive values that are driven at very high clock rates, the restricted voltage swings of the 0.3 volt external logic levels permit unusually large numbers of devices to be driven without exceeding a predetermined power dissipation limit of the CMOS IC device. The low external logic levels further permit electrostatic discharge (ESD) protection to be included on all signal inputs and outputs of the CMOS IC device. The ESD protection comprises a pair of opposite polarity silicon PN junction diodes in parallel and connected between each signal line and a ground reference.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.