Elasticity buffer for data/clock synchronization
US5323426A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Feb 21, 1992 |
| Grant date | Jun 21, 1994 |
| Priority date | — |
| Expiry date | Feb 21, 2012 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04J3/07
- WIPO fieldTelecommunications
- WIPO sectorElectrical engineering
Abstract
An elasticity buffer for use in a data transmission system having a transmitter and a receiver and utilizing a data transfer protocol that periodically supplies an elasticity element that can be deleted or replicated by the elasticity buffer to maintain the synchronous transfer of data elements. The elasticity buffer includes: a memory array and at least one flag per memory location operative to be set to a first or second state; a write controller operating at the transmitter clock for writing the data elements into the memory locations in a sequential order and setting the corresponding flags; a read controller operating at the receiver clock for reading the data elements from the memory locations in the sequential order; and a flag controller for reading the flags, determining if the transmitter clock is faster or slower than the receiver clock from the pattern of flags read from memory, communicating a delete signal to the read controller to delete an elastic symbol if the transmitter clock leads the receiver clock, and communicating a replicate signal to the read controller if the transmitter clock lags the receiver.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.