Computer system including a write protection circuit for preventing illegal write operations and a write poster with improved memory
US5325499A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Sep 28, 1990 |
| Grant date | Jun 28, 1994 |
| Priority date | — |
| Expiry date | Sep 28, 2010 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/1441
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A computer system including a write protection circuit and a write poster is disclosed. The write protection circuit provides page description information to the computer system for controlling various operations. Illegal write operations as defined by the page description information are prevented from reaching a system bus and external cache. Internal cache invalidate operations may also be performed transparently to system operation. The write poster accepts write operations in zero wait states and assembles them into fewer more efficient writes to memory. A unique method and apparatus for programming a descriptor random access memory (RAM) is also provided.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.