Apparatus and method for steering spare bit in a multiple processor system having a global/local memory architecture
US5327548A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Nov 9, 1992 |
| Grant date | Jul 5, 1994 |
| Priority date | — |
| Expiry date | Nov 9, 2012 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/1044
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A system and method for managing spare bit steering information in a multi-processor system having a global/local memory architecture. During the system boot cycle one of the multiple processors is selected to test global memory and to configure the steering of the spare bits by bank or the like. Each processor tests its own local memory and defines the associated spare bit steering for the local memory. The global memory spare bit steering configuration information, as well as other global memory configuration information, in the selected processor is distributed to the other processors using registers in a commonly accessible atomic semaphore controller or through a commonly accessible block of global memory. Preferably, the selection of the processor to test the global memory is performed so that no single processor always has the responsibility. In this way, the acquisition of global memory spare bit steering information is not linked to the operative status of any one processor.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.