Differential CMOS peak detection circuit
US5331210A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Mar 16, 1993 |
| Grant date | Jul 19, 1994 |
| Priority date | — |
| Expiry date | Mar 16, 2013 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG01R19/04
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
A fully differential CMOS peak detection circuit has a differential input stage and a negative feedback loop that form a differential unity gain feedback amplifier. The differential output of the differential input stage is applied to a differential peak detect circuit having a pair of series diode/capacitor combinations. The diode/capacitor junctions are applied to differential inputs of the negative feedback loop. A common mode correction circuit is coupled to the differential CMOS peak detection circuit to minimize differences between the common mode voltages of the differential input stage and the negative feedback loop. The differential peak voltage is held at the differential output of the differential input stage for sampling by a sampling circuit during a readback interval, and then tracks a differential input signal applied to the differential input of the differential input stage during a tracking interval. The differential peak detection circuit then peak detects during a peak detect interval that is equal to a desired sample time window.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.