BPSK demodulator using compound phase-locked loop
US5347228A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jul 20, 1993 |
| Grant date | Sep 13, 1994 |
| Priority date | — |
| Expiry date | Jul 20, 2013 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L2027/0051
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
A BPSK demodulator having a compound phase locked loop, such as a Costas loop, is disclosed. An in-phase component, signal SI from a Costas loop demodulating section 10 is converted by a symmetrical binary-valued signal forming converting circuit 21 into binary-valued signals, while a quadrature signal component SQ from the demodulating section 10 is also converted by a non-symmetrical binary-valued signal forming converting circuit 22 into binary-valued signals. The outputs of the circuits 21, 22 are supplied to a flip-flop 23 as its data input and its clock input, respectively. An output of flip-flop 23 is integrated by an integrating circuit 25. A CPU 28 decides whether or not an integrated value from integrating circuit 25 exceeds a predetermined threshold value TH to decide whether or not the Costas loop demodulating section 10 is in the locked state. In this manner, the locked state can be detected by a simplified constitution, while a pseudo-locked state may also be detected.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.