Transistor fabrication methods using overlapping masks

US5348897A · kind A · utility

Assignee

• Paradigm Technology, Inc. · US

Inventor

• Ting-Pwu Yen · Fremont, US

Key dates

• Filing date: Dec 1, 1992
• Grant date: Sep 20, 1994
• Expiry date: Dec 1, 2012

Classification

• Technology area (CPC H): Electricity
• CPC primary: H10D30/6717

Abstract

Transistor fabrication methods are provided which are suitable, for example, for transistors with current carrying elements above a semiconductor substrate. Only few mask alignments define critical dimensions such as the channel length of a MOS transistor. In one embodiment in which the channel region overlies the gate, a first mask is formed over the channel region, and then an LDD implant is carried out. A second mask is then formed over the LDD portion of the drain region. The second mask is allowed to extend over the first mask. A heavy doping implant is then carried out. Thus an LDD structure can be provided on the drain side but not on the source side with only one mask--the first mask--defining the channel length. In some embodiments, both masks include photoresist. The first photoresist mask is hardened to prevent its lifting during development of the resist of the second mask. Further, after the LDD implant, the first photoresist mask is outgassed to improve the adhesion of the second photoresist mask. In another embodiment, the second mask is used to pattern the first mask. The patterning etch undercuts the second mask. After the heavy doping implant, the second mask is r…