Signal processing arrangements
US5349245A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Mar 1, 1993 |
| Grant date | Sep 20, 1994 |
| Priority date | — |
| Expiry date | Mar 1, 2013 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C27/028
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Switched current circuits include current memory cells which store analogue currents by way of the charge on the gate source capacitance of an MOS transistor. A source of inaccuracy in these circuits is switch charge injection into the gate source capacitance. It has been found that the error current produced by a single current memory cell is relatively flat over a current range centered above a peak value of stored current. When two current memory cells are connected in cascade this error may be cancelled. In order to produce equal errors an optimum bias current is generated which depends on parameters variable in integrated circuit manufacturing processes but which are relatively constant within an individual integrated circuit. The two cascaded current memory cells include controllable bias current sources and a control circuit controls the current sources so that the current memory cells operate at the optimum bias current. The control circuit includes two further current memory cells connected in cascade and two different value current sources are provide. The error current due to switch charge injection charges a capacitor (Cx). The voltage across this capacitor controls cur…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.