Multiprocessor system having statically determining resource allocation schedule at compile time and the using of static schedule with processor signals to control the execution time dynamically
US5367678A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Dec 6, 1990 |
| Grant date | Nov 22, 1994 |
| Priority date | — |
| Expiry date | Dec 6, 2010 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F15/167
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A parallel processing architecture centralized controller for containing a granting access to a shared resource for a plurality of processors by use of a transaction schedule. The controller includes a memory for storing a schedule, a pointer into the memory for accessing a particular entry in the schedule, a control circuit for asserting a grant signal to a particular one processor according to the entry in the schedule which the pointer identifies, and an incrementer for advancing the pointer to the next schedule entry upon an assertion of a release signal from the processor granted access to a shared resource. A particular processor accesses the shared resource only when its grant signal is asserted, therefore the controller imposes a particular order on the transaction of the plurality of processors and allows some execution time variations from those execution times which a compiler used in establishing the schedule. The parallel processing architecture includes a shared resource coupling the processor to allow transactions among the processors. Variations in the controller allow monitoring of the shared resource to determine decision paths and to use appropriate portions of t…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.