Method and apparatus for memory interleaving using an improved hashing scheme
US5377340A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jun 18, 1991 |
| Grant date | Dec 27, 1994 |
| Priority date | — |
| Expiry date | Jun 18, 2011 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/0607
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A novel memory hashing system is disclosed. The system converts an address into a hashed address of the form (B,C) where B is a module number in a multi-module memory system and C is an offset in the module. The system can be shown to have no pathological cases for any stride value less than some predetermined value. An apparatus according to the present invention is conveniently implemented in a pipelined architecture which allows one address value to be calculated each memory cycle. The present invention utilizes a special matrix calculated from a primitive polynomial for calculating the hashed addresses. The conversion of any given address requires one row of the matrix. The entries of the matrix may be stored in ROM. Alternatively, the required row of the matrix may be calculated in response to receiving the address which is to be convened to the hashed address.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.