Fully testable chip having self-timed memory arrays
US5394403A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jun 12, 1992 |
| Grant date | Feb 28, 1995 |
| Priority date | — |
| Expiry date | Jun 12, 2012 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C29/52
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method and apparatus is provided for testing self timed memory arrays which does not affect the state of cells within the arrays not being tested. Each memory array has a plurality of control, address and data registers which are coupled to the respective control, address and data lines into the memory array. A timing generator circuit receives an external clock pulse and provides the self-timed clock pulses to the memory array. During the shift mode, the control, address and data registers are chained together such that data for testing can be scanned serially into the registers. In order to prevent unplanned array modification operations from occurring during the shift mode because a bit shifted into the write-enable or clear register at the time a clock pulse derived from the timing circuitry is generated, a logic means is provided to disable all clock pulses during the shift mode. A separate shift clock pulse is provided during shift mode to shift the test information into the control, address and data registers. Once the information is shifted in, a separate test clock pulse is issued to cause the operation indicated by the data in the address, control and data registers to …
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.