Address bus switching between sequential and non-sequential ROM searches
US5396606A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jul 31, 1991 |
| Grant date | Mar 7, 1995 |
| Priority date | — |
| Expiry date | Jul 31, 2011 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/28
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A hand held electronic data processing device has an input keyboard and a display screen. A sixteen bit central processing unit (CPU) address bus addresses read only memory (ROM) and random access memory (RAM). However, a twenty bit register provides a twenty line address bus that is employed for addressing sequential data in ROM. A direct memory access (DMA) unit provides direct transfer of data from RAM to a forty bit register which controls the state of the pixels in a 240 character liquid crystal display (LCD). The keyboard is connected in an electronic matrix with rows driven by signals applied by system address bus lines. These various functions require exclusive use of the system address bus. Accordingly an address selector is employed to determine which of the functions is to capture the system address bus; the functions being (a) CPU address of ROM and RAM, (b) Register sequential address of ROM, (c) DMA address of RAM for delivery to LCD display, and (d) the driving of the rows of the keyboard matrix.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.