High speed, low noise output buffer with non-identical pairs of output transistors
US5398318A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Nov 2, 1990 |
| Grant date | Mar 14, 1995 |
| Priority date | — |
| Expiry date | Nov 2, 2010 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K19/00361
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
An improved buffer circuit arrangement is provided which is particularly useful for semiconductor integrated circuit semiconductor memories and microprocessors. The buffer circuit is capable of switching large loads in various types of LSIs, and features a low noise and high speed circuit operation. This is accomplished by a parallel connection of output transistors in an output buffer circuit, and by differentiating the starting time of operation between the output transistors connected in parallel without using a delay circuit. For example, differentiating the starting times can be achieved by either providing the transistors with different characteristics from one another or the driving circuits with different characteristics from one another. Another aspect of the circuit is the provision of a two-level preset arrangement which presets the output node of the circuit to predetermined values before the input signals are applied.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.