System and method for minimizing cache interruptions by inhibiting snoop cycles if access is to an exclusive page
US5404489A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | May 2, 1994 |
| Grant date | Apr 4, 1995 |
| Priority date | — |
| Expiry date | May 2, 2014 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2212/206
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A memory property tagging apparatus is interfaced with one or more caches which are associated with one or more microprocessors of a multiprocessor system having shared memory and a bus network. The apparatus masks off any snoop cycles on the bus network if data corresponding to an address is exclusive to its associated microprocessor(s). The apparatus can specify to its associated one or more caches whether data is cacheable or not. The apparatus can specify to its associated one or more caches whether data is to be treated as write-through or write-back. Finally, the apparatus can translate preselected memory addresses on the bus network into input/output (IO) addresses.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.