Phase lock loop having a lock acquisition mode and method of operation therefor
US5408202A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jun 25, 1993 |
| Grant date | Apr 18, 1995 |
| Priority date | — |
| Expiry date | Jun 25, 2013 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03L7/1077
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A phase lock loop comprises a phase detector (11), a frequency adjuster (13, 15) for adjusting and cancelling phase differences detected by said phase detector (11) and responsive thereto, and a filter (12) coupled between said phase comparator (11) and said frequency adjuster (13, 15). The phase lock loop has a first and a second operating mode (FIG. 5). Operation in said first operating mode is used to establish an initial lock acquisition to a desired output signal f.sub.out and uses a relatively wide bandwidth within the filter (12). At a transition from said first operating mode to said second operating mode, initial lock acquisition is lost, whereafter said second operating mode is used to re-establish final lock acquisition to the desired output frequency f.sub.out. A gain adjuster (15) commences the controlled adjustment of the gain of said phase comparator (11) at a transition between said first and said second operating modes. Moreover, said gain adjuster (15) adjusts the gain of said phase detection means (11) in a gradual manner defined by a decreasing function whereby the bandwidth of the filter (12) is controllably reduced to substantially that of a relatively narrow …
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.