Selective data synchronizer
US5414722A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jul 14, 1992 |
| Grant date | May 9, 1995 |
| Priority date | — |
| Expiry date | Jul 14, 2012 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11B20/18
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
The present invention discloses a method and an apparatus for the detection and correction of incorrectly digitized read data pulses corresponding to the pulses of an analog read signal generated from the reading of data from a magnetic storage tape. Detection of incorrectly digitized read data pulses is performed by delaying the signal to obtain a nominal signal and delaying the nominal signal to obtain a late signal. A recovered clock signal is used to synchronize and detect each of the early, nominal and late signals to obtain early, nominal and late synchronized data signals consisting of binary values. A predetermined number of binary values of each of the synchronized data signals is stored within first, second and third memory means. These binary values are then compared to determine whether any of the corresponding read data pulses were detected within an incorrect timing cell of the recovered clock. If the binary values within a preselected cell of each of the synchronized data signals are not the same, error correction is performed by comparing the contents of the memory means with error patterns empirically derived and selecting an appropriate binary value as the correct…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.