Image data transfer architecture and method for an electronic reprographic machine
US5420696A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jun 24, 1993 |
| Grant date | May 30, 1995 |
| Priority date | — |
| Expiry date | Jun 24, 2013 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04N2201/0087
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
An image data transfer architecture in which control data and image data are isolated is provided. Bidirectional buffers isolate data buses from the control bus, thereby allowing control to be maintained by an 8-bit programmed microprocessor. The controller microprocessor does not handle image data thereby reducing complex software and support components required of prior multiple 16- and 32-bit microprocessor controller systems. Isolation is achieved by having multiple data buses handling image data at various stages of processing, such as, for example, input image data, compressed image data and output image data. Additional efficiencies are realized by eliminating the inherent delays caused when high speed image output terminals are forced to share data buses with much lower speed image input terminals.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.